ASIC Verification/DFT Engineer Jobs
StartUpHire is the place to find ASIC Verification/DFT Engineer jobs. Review the list of ASIC Verification/DFT Engineer career opportunities to the left. These ASIC Verification/DFT Engineer jobs represent some of the most rewarding careers available.
You can refine your job search for ASIC Verification/DFT Engineer career opportunities by adding a job title, company name, or keyword to the search box above … or click the “Advanced Search” link for more options.
Don't see the employment opportunity you're looking for? Check back soon for more ASIC Verification/DFT Engineer jobs, or sign up for an email alert (link below) to receive periodic updates on new ASIC Verification/DFT Engineer jobs.
ASIC Verification/DFT Engineer
Uniquify, Inc.
Candidate must have 3 to 5 years experience in simulation / verification of complex designs in verilog / system verilog. Experience in gate level timing simulation and DFT related experience is a plus. Qualifications: Thorough understanding of verilog constructs and
4/16/2013 Santa Clara, CA Save This JobSENIOR DFT ENGINEER
Audience
Job Details Responsibility is to design the next generation chips for audio noise suppression. This engineer would be responsible for DFT (Design For Testability) of our SoCs. Would involve close interactions with the VLSI Architecture, Design, Verification and Implementation
5/27/2013 Mountain View, CA Save This JobPrincipal ASIC Design Engineer
ClariPhy Communications
Job Description The engineer will be responsible for optical PHY DSP (Digital Signal Processing) centric block modeling, RTL design/coding, DSP block (can include vector matching) verification, synthesis and static timing analysis of next generation optical networking ASICs.
4/21/2013 Irvine, CA Save This JobSenior ASIC Design Engineer
Solarflare Communications
We are looking for ASIC design engineers to create industry leading next generation high speed network controller ASIC products. Responsibilities: Micro-architecture and RTL coding based on architecture specification Generate synthesis and timing signoff constraints
4/28/2013 Irvine, CA Save This Job