Senior Verification Engineer- High Performance CPU Memory Subsystem NetLogic Microsystems
THIS JOB HAS EXPIRED
Description
NetLogic Microsystems, Inc. (NASDAQ: NETL) is a worldwide leader in high-performance intelligent semiconductor solutions that are powering next-generation Internet networks.
NetLogic Microsystems? best-in-class products perform highly differentiated tasks of accelerating complex network traffic to significantly enhance the performance and functionality of advanced 3G/4G mobile wireless infrastructure, data center, enterprise, metro Ethernet, edge and core infrastructure networks.
This is a chance to work on the state-of?art Multi-Core XLP Processor Family as a part of the highly visible Verification Team - a key-contributing group in NetLogic Microsystems? Processor Group. You will be challenged with evaluating, building and establishing the methodologies for one of the highest performing Multi-core processors on the market.
If you?re ready to push yourself and your career to new levels you should consider Netlogic Microsystems where we are putting intelligence, innovation and unmatched performance in the network.
Responsibilities:
Verify architecture and micro-architecture functionality and performance features of state of the art MIPS processor base System on Chip (SoC) with multi-core and multi-thread CPUs.
Use Memory sub-system architecture/Level-1/Level-2 cache coherency knowledge to develop and execute test plans.
Contribute to the continual development of module and SoC level verification environments (e.g., checkers, monitors).
Collaborate with logic designers on RTL model debug, bug fixes, and integration.
Requirements:
BS in CS or EE (MS preferred) with 4-8 years of relevant experience
Prior verification experience in Micro-processor (CPU) and/or Level-1/Level-2 cache coherency, memory sub-system.
Demonstrated knowledge and experience in programming Verilog, C, C++
Strong verification skills, understanding of methodology (white-box, black-box, focused test, random testing, coverage)
Prior experience with UNIX/Linux development environment
Scripting languages such as Perl or Python
Assertion languages - System Verilog a Plus
| Location: |
Santa Clara, CA
United States
|