Senior Verification Engineer Link_A_Media Devices
0 to 2 years working experience.
Understand digital design concepts.
Experienced in C/C++, Verilog, Perl. Familiar with SystemVerilog is a plus.
Familiar with OOB concepts.
Understands how to build testbench and testcases.
||2550 Walsh Avenue |
Santa Clara, CA 95051