Senior VLSI Design Engineer Audience
Job Description
Your goal is to formulate and validate the next generation ASIC architecture for an audio noise suppression market leading product. You will work closely with VLSI Architecture, Design, Verification and DSP teams. Scope of responsibility will include proposing, modeling, and validating hardware architectures and verification of RTL implementation. Position reports to Director of VLSI Engineering.
Experience, Skills and Education Required
8+ years of experience with a proven track record of architecting and delivering to production DSP or CPU designs with an emphasis on Audio, Signal Processing, or Multimedia.
Experience with and understanding of ASIC development, system architecture, and system software for system-on-chip products using an embedded processor
VLSI microarchitecture design and verification roles with increasing levels of responsibility.
Hands-on experience with DC Compiler, Primetime, Power Analysis tools.
Worked with backend physical design teams and/or vendors.
Experience on DFT design.
Experience with and understanding of ASIC development and system architecture for system-on-chip products using an embedded processor.
Breadth of knowledge from completely hardwired designs to fully programmable design.
Depth of knowledge in ASIC design including modeling, RTL implementation using synthesizable Verilog, and top level verification with an understanding of backend implementation issues.
Self-starter - motivated and able to work without extensive direction.
Outstanding analytical and critical thinking skills
Excellent verbal and written communication skills
Bachelors of Science in Electrical Engineering, Computer Engineering, or related field of study
Experience, Skills and Education Desired
Use of a popular scripting language for text processing (Perl, Python, etc.)
Digital Signal Processing algorithm design using Matlab or similar matrix algebra language
Familiar with Constrained random verification environment
Experience with embedded software development in a DSP environment
Experience with IC semiconductor and intellectual property deliverables
| Location: |
1330 Villa Street
Mountain View, CA 94041
United States
|