ClariPhy Communications

Jump to Current Jobs at ClariPhy Communications
Web Site:
Headquarters:16 Technology Drive
Suite 165
Irvine, CA 92618
United States
Industry:Semiconductors
Investors:Allegis Capital, Norwest Venture Partners, ONSET Ventures

Support ClariPhy Communications

Link up your social media account to automatically promote the positions at ClariPhy Communications.

New Jobs at ClariPhy Communications

Get a job alert every time ClariPhy Communications posts a job.

ClariPhy Communications Jobs

Principal ASIC Verification Engineer

ClariPhy Communications

Reporting to: Verification Manager, VLSI Engineering Location: Irvine, CA or Los Altos, CA Job Description The Design Verification team is growing and has need of a top talent, senior to principal level, ASIC functional verification engineer. Responsible for the development

4/21/2013  Irvine, CA  Save This Job

Senior Analog Design Engineer

ClariPhy Communications

Reporting to: Vice President, Engineering Location: Los Altos, CA Job Description The Company seeks an experienced Analog IC Design Engineer. Candidate will be involved with the conception, design, and development of new-to-the-world very high speed analog CMOS circuits.

4/21/2013  Irvine, CA  Save This Job

Principal Physical Design Engineer

ClariPhy Communications

Job Description The engineer will be responsible for implementing tool flows and developing CAD methodologies generating flows & scripts. He/she will handle evaluation of tools in the development of new tool flows, and will also be responsible for managing related day to day

4/21/2013  Irvine, CA  Save This Job

Principal Hardware Engineer

ClariPhy Communications

Reporting to: Director, Systems Engineering Location: Los Altos, CA Job Description ClariPhy seeks a full-time experienced Principal Hardware Engineer for ClariPhy?s 100G coherent optical communications solutions. In this role, you will leverage your expertise in high speed

4/21/2013  Los Altos, CA  Save This Job

Principal ASIC Design Engineer

ClariPhy Communications

Job Description The engineer will be responsible for optical PHY DSP (Digital Signal Processing) centric block modeling, RTL design/coding, DSP block (can include vector matching) verification, synthesis and static timing analysis of next generation optical networking ASICs.

4/21/2013  Irvine, CA  Save This Job